This Is a Unique form of read through cycle implicitly addressed to your interrupt controller, which returns an interrupt vector. The 32-little bit deal with subject is ignored. A person achievable implementation should be to create an interrupt accept cycle on an ISA bus employing a PCI/ISA bus bridge. Examine https://nathanlabsadvisory.com/rbi-cyber-security-framework/